or apply directly on Astera Labs's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 54 days Astera Labs's roles stay open a median of 55 days
- Reposted
- No
- Salary listed
- No 43% of Astera Labs's roles list one
- Ghost-job risk at Astera Labs
- high 133 stale, 8 reposted of 160 open
- Hiring momentum
- 218 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-09-27
Measured from postings appearing on and disappearing from Astera Labs's own greenhouse board since 2026-08-03. Full hiring picture for Astera Labs.
About this role
The Senior Physical Design Engineer will be part of a high-performance design team focusing on next-generation transceiver IPs for advanced technology nodes like TSMC 3nm. Daily responsibilities include physical implementation tasks such as floorplanning, placement, routing, and verification, while collaborating with RTL and STA teams to ensure design integrity and performance. The role also involves using industry-standard tools for implementation and developing automation scripts to enhance productivity.
- benefits
- 1/5
- freshness
- 1/5
- career value
- 5/5
- role clarity
- 5/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Astera Labs as an employer.
What you need
- Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or a related field
- 5+ years of experience in physical design, preferably with advanced technology nodes
- Strong experience with floorplanning, placement, CTS, routing, and IR drop mitigation
- Experience with signoff checks such as DRC, LVS, ANT, and ERC
- Hands-on use of tools such as Synopsys ICC2, Cadence Innovus, Calibre, and Voltus
- Experience integrating high-speed IPs such as SerDes or PHYs into SoC or chiplet-based environments
Worth weighing
- No salary listed
- Focus on advanced technology nodes may imply a steep learning curve for those not familiar with cutting-edge processes
- The role requires collaboration with multiple teams, which may be challenging for those who prefer independent work
Summarised from Astera Labs's posting. Read the full original.
Listed by Astera Labs on their greenhouse job board, last confirmed open on 2026-09-27. PitchMeAI is not the employer.
More roles at Astera Labs
- Senior Principal ASIC Design EngineerGermany (Onsite)
- Senior Program Manager, HR OperationsSan Jose, California, United States
- Distinguished ASIC Design EngineerGermany (Onsite)
- Product Technical Chip Lead, Senior DirectorSan Jose, California, United States
- Principal Signal and Power Integrity EngineerSan Jose, CA
- Senior/Staff System Validation EngineerHaifa District, Israel
- Principal Package ArchitectSan Jose, California, United States
- Senior/Staff Electronics Engineer - Board ValidationSan Jose, California, United States