or apply directly on Astera Labs's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 55 days Astera Labs's roles stay open a median of 55 days
- Reposted
- No
- Salary listed
- No 43% of Astera Labs's roles list one
- Ghost-job risk at Astera Labs
- high 133 stale, 8 reposted of 160 open
- Hiring momentum
- 218 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-09-27
Measured from postings appearing on and disappearing from Astera Labs's own greenhouse board since 2026-08-03. Full hiring picture for Astera Labs.
About this role
As a Tech Lead PCB Layout Engineer at Astera Labs, you will be responsible for designing complex PCB layouts for connectivity products aimed at AI and machine learning applications. Your role will involve overseeing the entire PCB design process, ensuring signal and power integrity, and collaborating with cross-functional teams. This position requires hands-on execution in a dynamic environment and may involve working with international customers.
- benefits
- 1/5
- freshness
- 1/5
- career value
- 4/5
- role clarity
- 5/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Astera Labs as an employer.
What you need
- Bachelor’s degree in electrical engineering or similar
- 10+ years of experience designing complex PCBs (40,000+ pins, 30+ layer count)
- Experience with high-speed differential pairs, RF, high-power, and high-density interconnect (HDI)
- Full PCB design process capability from feasibility study to DFM and Gerber release
- Proven track record in achieving layout design for signal integrity, power integrity, DFT, and DFM
- Cross-functional design mentality with the electrical design community
Nice to have
- Previous work experience with overseas customers
- Proficiency in speaking/written English
Worth weighing
- No specific salary figure listed, only that it will be based on experience and pay of similar positions
- Position requires onsite work
- The role involves intense design work in a dynamic environment
Summarised from Astera Labs's posting. Read the full original.
Listed by Astera Labs on their greenhouse job board, last confirmed open on 2026-09-27. PitchMeAI is not the employer.
More roles at Astera Labs
- Senior Principal ASIC Design EngineerGermany (Onsite)
- Senior Program Manager, HR OperationsSan Jose, California, United States
- Distinguished ASIC Design EngineerGermany (Onsite)
- Product Technical Chip Lead, Senior DirectorSan Jose, California, United States
- Senior Principal Engineer PDSingapore, Singapore
- Senior/Staff System Validation EngineerHaifa District, Israel
- Principal Package ArchitectSan Jose, California, United States
- Senior/Staff Electronics Engineer - Board ValidationSan Jose, California, United States