Fabric Modeling and Analysis Engineer for Scale Up Fabric
Astera Labs · San Jose, California, United States
Posted about 3 months ago · $185,000 to $240,000
or apply directly on Astera Labs's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 80 days Astera Labs's roles stay open a median of 81 days
- Reposted
- No
- Salary listed
- Yes 43% of Astera Labs's roles list one
- Ghost-job risk at Astera Labs
- high 157 stale, 8 reposted of 160 open
- Hiring momentum
- 218 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-23
Measured from postings appearing on and disappearing from Astera Labs's own greenhouse board since 2026-08-03. Full hiring picture for Astera Labs.
About this role
As a Fabric Modeling and Analysis Engineer at Astera Labs, you will be responsible for developing performance models for the Scorpio Scale-Up Fabric, focusing on bandwidth, latency, and throughput under AI/ML workloads. Your role will involve designing and maintaining simulation infrastructure, improving model fidelity, and conducting workload characterization to identify architectural bottlenecks. You will also collaborate with ASIC architects and product teams to influence product roadmaps and innovations based on your modeling insights.
- benefits
- 1/5
- freshness
- 1/5
- career value
- 4/5
- role clarity
- 5/5
- pay transparency
- 5/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Astera Labs as an employer.
What you need
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field
- 8+ years of relevant background in network modeling, system architecture, and scaleup fabric benchmarking and analysis
- Strong programming skills in Python and/or C++ for building and analyzing system models
- Hands-on experience with cycle-approximate or event-driven system modeling and simulation
- Deep experience designing, enhancing, and maintaining fabric models using established frameworks such as Astera-Sim, Garnet, NS-3, ATLAHS, BookSim, or in-house simulators
- Solid understanding of high-speed interconnect and switching fundamentals, including the physical layer, and protocols such as PCIe (Gen 6/7), ESUN, UEC or UALink
Nice to have
- MS or PhD in Electrical Engineering, Computer Engineering, or Computer Science
- Familiarity with AI/ML collective communication (AllReduce, AllGather, ReduceScatter) and large-scale LLM training/inference traffic patterns
- Background correlating models against emulation or silicon measurements, and analyzing competitive or emerging fabric architectures
- Strong communication skills with a track record of influencing architectural decisions and contributing to IP/patents
What you get
- Salary range is $185,000 to $240,000 depending on experience, level, and business need
- This role may be eligible for discretionary bonus, incentives and benefits
Worth weighing
- No specific mention of remote work options or flexibility
- High-impact role with potential for significant influence on product architecture
- Focus on AI/ML workloads may require familiarity with rapidly evolving technologies
Summarised from Astera Labs's posting. Read the full original.
Listed by Astera Labs on their greenhouse job board, last confirmed open on 2026-10-23. PitchMeAI is not the employer.
More roles at Astera Labs
- Principal Sourcing Manager – Silicon TechnologiesSan Jose, California, United States
- Staff/ Principal Chip Top Physical Design EngineerTel Aviv-Yafo, Tel Aviv District, Israel
- Principal Emulation EngineerTel Aviv-Yafo, Tel Aviv District, Israel
- Staff / Principal ASIC Design EngineerTel Aviv-Yafo, Tel Aviv District, Israel
- Senior Sourcing Specialist – Asia ProcurementTaipei, Taiwan
- Principal NPI PlannerSan Jose, California, United States
- IP Design Verification DirectorBengaluru, Karnataka, India
- Performance EngineerSan Jose, California, United States