Senior Compiler Engineer
Efficient Computer · San Francisco, Bay Area OR Pittsburgh, PA
Posted about 3 months ago · $160,000 to $230,000
or apply directly on Efficient Computer's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 79 days Efficient Computer's roles stay open a median of 81 days
- Reposted
- No
- Salary listed
- Yes 100% of Efficient Computer's roles list one
- Ghost-job risk at Efficient Computer
- high 20 stale, 1 reposted of 21 open
- Hiring momentum
- 26 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-23
Measured from postings appearing on and disappearing from Efficient Computer's own greenhouse board since 2026-08-03. Full hiring picture for Efficient Computer.
About this role
As a Senior Compiler Engineer at Efficient, you will design and implement features for an embedded machine learning system stack and TinyML applications on a highly energy-efficient processor. Your role involves developing new compiler features, writing tests, debugging issues, and collaborating with hardware and application development teams to optimize compiler solutions. This position offers the chance to work on cutting-edge technology and contribute to the next generation of energy-efficient ML applications.
- benefits
- 5/5
- freshness
- 1/5
- career value
- 4/5
- role clarity
- 4/5
- pay transparency
- 5/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Efficient Computer as an employer.
What you need
- 6+ years of experience with C++
- Bachelor's/Master's degree in CS or related field
- Familiarity with compiler frameworks such as GCC, LLVM, and/or MLIR
- Understanding of computer architecture and optimization
- Experience using industry standard development and debugging tools including GDB
- Strong attention to detail
Nice to have
- Familiarity with FPGA-compilation and/or PnR algorithms
- Experience with verilog, system verilog, or VHDL
- Knowledge of computer architecture
What you get
- Competitive base salary ranging from $160,000 to $230,000
- 10% annual bonus
- Meaningful equity
- Comprehensive benefits
- 401K match
- Company-paid benefits
Worth weighing
- No specific details on the tech stack beyond compiler frameworks mentioned
- Role involves debugging and performance optimization, which may be challenging
- High level of collaboration required with hardware and application teams
Summarised from Efficient Computer's posting. Read the full original.
Listed by Efficient Computer on their greenhouse job board, last confirmed open on 2026-10-23. PitchMeAI is not the employer.
More roles at Efficient Computer
- Senior Product Manager - SoftwareSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Performance Library EngineerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Test EngineerSan Francisco, Bay Area
- Applications EngineerSan Fransisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Embedded Hardware Engineer ( PCB)San Francisco, Bay Area OR Pittsburgh, PA
- Hardware Test Infrastructure EngineerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Talent Acquisition PartnerSan Fransisco, Bay Area OR Austin, TX OR Pittsburgh, PA,
- Lead RTL Design EngineerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX