Lead Digital Verification Engineer
Efficient Computer · San Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
Posted about 3 months ago · $200,000 to $260,000
or apply directly on Efficient Computer's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 80 days Efficient Computer's roles stay open a median of 81 days
- Reposted
- No
- Salary listed
- Yes 100% of Efficient Computer's roles list one
- Ghost-job risk at Efficient Computer
- high 20 stale, 1 reposted of 21 open
- Hiring momentum
- 26 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-23
Measured from postings appearing on and disappearing from Efficient Computer's own greenhouse board since 2026-08-03. Full hiring picture for Efficient Computer.
About this role
The Lead Digital Verification Engineer will oversee the functional verification of complex SoC/IP designs from specification to tapeout. This role involves defining verification strategies, building and guiding a team of verification engineers, and ensuring high-quality verification processes. The engineer will also collaborate with various teams and manage the verification lifecycle while mentoring team members and participating in product development.
- benefits
- 5/5
- freshness
- 1/5
- career value
- 5/5
- role clarity
- 5/5
- pay transparency
- 5/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Efficient Computer as an employer.
What you need
- Bachelor's or Master's/PhD degree in Electrical Engineering, Computer Engineering, or a related field
- 10+ years of progressive experience in ASIC/SoC design verification
- At least 3 years in a lead role owning verification strategy and team execution
- Deep expertise in UVM-based testbench architecture and constrained-random verification methodology
- Advanced proficiency in SystemVerilog for verification
- Demonstrated track record of driving functional and code coverage to tapeout sign-off on complex designs
What you get
- Competitive base salary ranging from $200,000 to $260,000
- 10% annual bonus
- Meaningful equity
- Comprehensive benefits
- 401K match
- Company-paid benefits
Worth weighing
- No specific mention of remote work options
- High level of responsibility and leadership expected
- Complexity of the role may require significant experience and expertise
Summarised from Efficient Computer's posting. Read the full original.
Listed by Efficient Computer on their greenhouse job board, last confirmed open on 2026-10-23. PitchMeAI is not the employer.
More roles at Efficient Computer
- Senior Product Manager - SoftwareSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Performance Library EngineerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Test EngineerSan Francisco, Bay Area
- Applications EngineerSan Fransisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Embedded Hardware Engineer ( PCB)San Francisco, Bay Area OR Pittsburgh, PA
- Hardware Test Infrastructure EngineerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
- Talent Acquisition PartnerSan Fransisco, Bay Area OR Austin, TX OR Pittsburgh, PA,
- Lead RTL Design EngineerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX