Principal System Validation Engineer (AI Fabric Switches)
Astera Labs · San Jose, California, United States
Posted about 2 months ago
or apply directly on Astera Labs's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 66 days Astera Labs's roles stay open a median of 66 days
- Reposted
- No
- Salary listed
- No 43% of Astera Labs's roles list one
- Ghost-job risk at Astera Labs
- high 141 stale, 8 reposted of 160 open
- Hiring momentum
- 218 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-08
Measured from postings appearing on and disappearing from Astera Labs's own greenhouse board since 2026-08-03. Full hiring picture for Astera Labs.
About this role
As a System Validation Engineer at Astera Labs, you will lead post-silicon bring-up and validation of high-performance PCIe fabric switch products for AI and cloud data centers. Your responsibilities will include designing validation plans, automating test flows, conducting root-cause investigations, and collaborating with customers to ensure product performance and interoperability. This role offers the opportunity to shape validation strategies and improve automation infrastructure for advanced connectivity solutions.
- benefits
- 1/5
- freshness
- 1/5
- career value
- 4/5
- role clarity
- 5/5
- pay transparency
- 5/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Astera Labs as an employer.
What you need
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
- 2–12 years of experience supporting or developing complex SoC or silicon products for server, storage, networking, or AI infrastructure applications.
- Working understanding of x86 and ARM architectures and UEFI/Linux boot sequences.
- Solid understanding of high-speed signaling principles and hands-on experience with high-speed protocols such as PCIe, NVMe, or Ethernet.
- Proven experience with silicon and system bring-up, validation, and debug in laboratory and customer system environments.
- Strong Python automation skills for bench control, test orchestration, data analysis, and reporting.
Nice to have
- Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
- Working knowledge of C or C++ for embedded firmware, device drivers, or low-level system software.
- Familiarity with PCIe/ CXL compliance standards and experience adapting consortium tests for platform execution.
- Advanced understanding of memory architectures, high-speed signaling, system boot flows, and AI server or accelerator platforms.
- Familiarity with schematic capture and PCB layout tools such as Cadence Allegro or Altium.
What you get
- Salary range is $148,500 to $255,000 depending on experience, level, and business need.
- This role may be eligible for discretionary bonus, incentives and benefits.
Worth weighing
- The role requires a broad range of technical skills across silicon, firmware, hardware, and systems, which may be challenging for candidates with a narrower focus.
- The experience range of 2-12 years suggests a wide variety of potential candidates, which could impact team dynamics.
- No specific information on remote work or flexible hours is provided, which may be a consideration for work-life balance.
- The job involves significant customer interaction, which may require strong interpersonal skills and adaptability.
Summarised from Astera Labs's posting. Read the full original.
Listed by Astera Labs on their greenhouse job board, last confirmed open on 2026-10-08. PitchMeAI is not the employer.
More roles at Astera Labs
- Senior Principal Product Manager - COSMOSSan Jose, California, United States
- SoC Design DirectorBengaluru, Karnataka, India
- IP Design DirectorBengaluru, Karnataka, India
- Principal Product Application Engineer - LeoSan Jose, California, United States
- Product Tech LeadSan Jose, California, United States
- Senior Principal ASIC Design EngineerGermany (Onsite)
- Senior Program Manager, HR OperationsSan Jose, California, United States
- Distinguished ASIC Design EngineerGermany (Onsite)