25 days ago
Design Verification Engineer TPU
On Site
Full Time
$150,000
Bengaluru, Karnataka, India
Job Overview
Job TitleDesign Verification Engineer TPU
Job TypeFull Time
Offered Salary$150,000
LocationBengaluru, Karnataka, India
Who's the hiring manager?
Sign up to PitchMeAI to discover the hiring manager's details for this job. We will also write them an intro email for you.

Job Description
About The Job
In this role, you ’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You ’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. In this role, you will own the full verification life-cycle from verification planning and test execution to coverage closure, with an emphasis on meeting stringent AI/ML performance and accuracy goals, build constrained-random verification environments capable of exposing corner-case bugs and ensuring the reliability of Artificial Intelligence/Machine Learning (AI/ML) workloads on Tensor Processing Unit (TPU) hardware. You will collaborate closely with design and verification engineers in active projects and perform verification.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Responsibilities
- Plan the verification of digital design blocks and interact with design engineers to identify important verification scenarios.
- Identify and write all types of coverage measures for stimulus and corner-cases.
- Debug tests with design engineers to deliver functionally correct design blocks.
- Measure to identify verification holes and to show progress towards tape-out.
- Create a constrained-random verification environment using SystemVerilog and Universal Verification Methodology (UVM).
Minimum Qualifications
- Bachelor's degree in Electrical Engineering or equivalent practical experience.
- 4 years of experience in verification, verifying digital logic at RTL level using SystemVerilog or Specman/E for Field Programmable Gate Arrays (FPGAs) or ASICs.
- Experience in verification and debug of IP/subsystem/SoCs in the networking domain (e.g., packet processing, bandwidth management, congestion control).
- Experience verifying digital systems using standard IP components/interconnects (e.g., microprocessor cores, hierarchical memory subsystems).
Preferred Qualifications
- Master's degree in Electrical Engineering or a related field.
- Experience with industry-standard simulators, revision control systems, and regression systems.
- Experience in Artificial Intelligence/Machine Learning (AI/ML) Accelerators or vector processing units.
- Experience with the full verification life cycle.
- Excellent problem-solving and communication skills.
Key skills/competency
- Design Verification
- TPU Architecture
- SystemVerilog
- UVM
- ASIC Verification
- FPGA Verification
- RTL Debug
- AI/ML Accelerators
- Hardware Engineering
- Google Cloud
How to Get Hired at Google
- Tailor your resume: Highlight your verification experience with SystemVerilog, FPGAs/ASICs, and AI/ML accelerators, matching keywords from the Design Verification Engineer job description.
- Showcase your experience: Detail your expertise in the full verification life cycle, including planning, test execution, debug, and coverage closure, using specific examples.
- Prepare for technical interviews: Be ready to discuss your experience with simulators, revision control, regression systems, and debugging complex RTL designs.
- Research Google's culture: Understand Google's commitment to innovation in AI/ML and hardware acceleration, and be prepared to discuss your passion for the field.
- Practice your communication: Emphasize your problem-solving and collaboration skills, as you'll work closely with design engineers.
Frequently Asked Questions
Find answers to common questions about this job opportunity
01What is the primary focus of the Design Verification Engineer role at Google Cloud?
02What are the minimum education and experience requirements for this Design Verification Engineer position?
03Does Google Cloud prefer candidates with advanced degrees for the Design Verification Engineer role?
04What specific technical skills are essential for a Design Verification Engineer at Google Cloud working on TPUs?
05How does this Design Verification Engineer role contribute to Google's AI and Infrastructure team?
06What is the typical verification environment used for this TPU Design Verification Engineer role?
07Will I be working with specific types of hardware or systems in this Design Verification Engineer position?
08What kind of collaboration can I expect as a Design Verification Engineer at Google?
Explore similar opportunities that match your background