Staff Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Samsung Semiconductor · San Jose, California, United States
Posted about 2 months ago
or apply directly on Samsung Semiconductor's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 57 days Samsung Semiconductor's roles stay open a median of 80 days
- Reposted
- No
- Salary listed
- No 0% of Samsung Semiconductor's roles list one
- Ghost-job risk at Samsung Semiconductor
- high 66 stale, 1 reposted of 69 open
- Hiring momentum
- 93 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-23
Measured from postings appearing on and disappearing from Samsung Semiconductor's own greenhouse board since 2026-08-03. Full hiring picture for Samsung Semiconductor.
About this role
In this role, you will be part of the Architecture Research Lab, focusing on next-generation CPU microarchitecture and performance for data center and agentic AI workloads. Your responsibilities include developing performance models, evaluating architectural trade-offs, and translating architectural concepts into designs. You will also utilize AI-driven methodologies to enhance architectural exploration and validate designs on silicon, while contributing to research that may lead to patents and publications.
- benefits
- 3/5
- freshness
- 4/5
- career value
- 5/5
- role clarity
- 5/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Samsung Semiconductor as an employer.
What you need
- Master’s degree in Computer Engineering, Computer Science, or a related field with 8+ years of relevant experience, or PhD with 5+ years of relevant experience
- 4+ years of experience in CPU microarchitecture or performance engineering
- Experience designing RISC-V, ARM, x86 CPU cores, or GPU/NPU vector unit
- Strong understanding of out-of-order execution, branch prediction, pipelines, speculation, and cache/memory systems
- Hands-on experience with architectural simulators such as gem5
- Proficiency in C/C++ and Python
Nice to have
- Experience with AI-driven or agentic design workflows, including high-level design languages and AI-assisted RTL generation
- Understanding of agentic AI workload execution patterns
- Domain-specific experience in front-end, mid-end, or back-end areas of CPU architecture
- Experience with PPA trade-off analysis
- Experience leading and mentoring junior engineers
What you get
- Medical/Dental/Vision/401k
- 4+ weeks of paid time off a year, plus holidays and sick leave
- Stipend for fertility care or adoption, medical travel support, and virtual vet care
- On-demand apps and free confidential therapy sessions
- Onsite Café and gym, plus virtual classes
- Flexible work environment
Worth weighing
- Daily onsite presence required in San Jose
- No specific mention of remote work options
- The role involves a high level of ownership and influence over architectural domains
- The position may require a strong commitment to research and development, which could impact work-life balance
Summarised from Samsung Semiconductor's posting. Read the full original.
Listed by Samsung Semiconductor on their greenhouse job board, last confirmed open on 2026-10-23. PitchMeAI is not the employer.
More roles at Samsung Semiconductor
- Manager, People Analytics & Workforce IntelligenceSan Jose, California, United States
- Senior Staff Engineer, Design VerificationSan Jose, California, United States
- Staff Engineer, Memory Systems ArchitectureSan Jose, California, United States
- Staff Engineer, High-Speed I/O Analog-Mixed CircuitSan Jose, California, United States
- Senior Manager, Memory SalesSan Jose, California, United States
- Senior Manager, Memory SalesWashington
- Director Federal Government RelationsWashington, District of Columbia, United States
- Director, Foundry Customer EngineeringSan Jose, California, United States