Senior Staff Engineer, Design Verification
Samsung Semiconductor · San Jose, California, United States
Posted about 3 months ago
or apply directly on Samsung Semiconductor's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 81 days Samsung Semiconductor's roles stay open a median of 80 days
- Reposted
- No
- Salary listed
- No 0% of Samsung Semiconductor's roles list one
- Ghost-job risk at Samsung Semiconductor
- high 66 stale, 1 reposted of 69 open
- Hiring momentum
- 93 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-23
Measured from postings appearing on and disappearing from Samsung Semiconductor's own greenhouse board since 2026-08-03. Full hiring picture for Samsung Semiconductor.
About this role
As a Senior Staff Engineer in Design Verification, you will develop verification infrastructure and automation environments for AI accelerator IP blocks. Your role involves leading verification efforts, creating test plans, mentoring junior engineers, and collaborating cross-functionally to debug failures. You will also document verification strategies to ensure ease of use in the test environment.
- benefits
- 3/5
- freshness
- 1/5
- career value
- 4/5
- role clarity
- 4/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Samsung Semiconductor as an employer.
What you need
- Bachelor’s with 15+ years, or Master’s with 13+ years, or PhD's with 10+ years of industry experience
- Strong background in SoC or IP verification and test bench development using UVM, System Verilog, C/C++ and scripting languages such as Perl/Python
- Experience verifying at multiple levels of logic from scratch, starting from complex IP blocks to dies to SoCs to full system testing
- Understanding RTL and strong overall debugging skills
- Strong analytical and problem-solving skills
- Excellent communication and interpersonal skills
Nice to have
- Prior experience with computational logic, interconnect networks and/or memory system
- Strong background in microarchitecture and computer architecture preferably in the area of AI accelerators
- Knowledge of FPGA and emulation platforms
What you get
- Medical/Dental/Vision/401k
- 4+ weeks of paid time off a year, plus holidays and sick leave
- Stipend for fertility care or adoption, caregiver support, and medical travel support
- On-demand apps and free confidential therapy sessions
- Onsite Café and gym, plus virtual classes
- Flexible work environment
Worth weighing
- Daily onsite presence required in San Jose, CA
- No specific mention of the technology stack used beyond UVM and System Verilog
- High application volume may impact candidate experience
Summarised from Samsung Semiconductor's posting. Read the full original.
Listed by Samsung Semiconductor on their greenhouse job board, last confirmed open on 2026-10-23. PitchMeAI is not the employer.
More roles at Samsung Semiconductor
- Manager, People Analytics & Workforce IntelligenceSan Jose, California, United States
- Staff Engineer, Memory Systems ArchitectureSan Jose, California, United States
- Staff Engineer, High-Speed I/O Analog-Mixed CircuitSan Jose, California, United States
- Senior Manager, Memory SalesSan Jose, California, United States
- Senior Manager, Memory SalesWashington
- Director Federal Government RelationsWashington, District of Columbia, United States
- Director, Foundry Customer EngineeringSan Jose, California, United States
- Staff Software Engineer, Simulator DevelopmentSan Jose, California, United States