Senior Emulation Engineer
Samsung Semiconductor · San Jose, California, United States
Posted 28 days ago
or apply directly on Samsung Semiconductor's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 28 days Samsung Semiconductor's roles stay open a median of 44 days
- Reposted
- No
- Salary listed
- No 0% of Samsung Semiconductor's roles list one
- Ghost-job risk at Samsung Semiconductor
- high 34 stale, 1 reposted of 69 open
- Hiring momentum
- 93 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-09-17
Measured from postings appearing on and disappearing from Samsung Semiconductor's own greenhouse board since 2026-08-03. Full hiring picture for Samsung Semiconductor.
About this role
As a Senior Emulation Engineer in the AGI Computing Lab, you will build and maintain large-scale hardware emulation and FPGA prototyping platforms for memory-centric computing SoCs. Your role involves optimizing complex designs for performance and debug visibility, developing interfaces for testing, and running AI/ML workloads to validate system performance. Collaboration with hardware and software teams is essential to address challenges and improve emulation processes.
- benefits
- 5/5
- freshness
- 4/5
- career value
- 4/5
- role clarity
- 5/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Samsung Semiconductor as an employer.
What you need
- Bachelor’s with 5+ years, or Master’s with 3+ years, or PhD's with 0+ years of industry experience
- Strong background in pre-silicon verification, validation, and SoC bring-up
- 5+ years of experience in both FPGA prototyping and large-scale hardware emulation of complex ASIC/SoC designs
- Hands-on experience with large-scale emulation platforms such as Cadence Palladium, Synopsys ZeBu, or Siemens Veloce
- Hands-on experience with FPGA prototyping platforms such as Synopsys HAPS or Cadence Protium
- Experience with transactors, co-emulation (SCE-MI), speed bridges, and standard interface protocols such as PCIe, DDR/HBM, AXI/CHI, or Ethernet
Nice to have
- Familiarity with agentic AI tools and frameworks
What you get
- 4+ weeks of paid time off a year
- Medical/Dental/Vision/401k
- Charitable giving match
- Stipend for fertility care or adoption
- Medical travel support
- Virtual vet care
Worth weighing
- Daily onsite presence required in San Jose, CA
- No specific mention of career growth opportunities
- Base pay range provided but may vary by location and experience
Summarised from Samsung Semiconductor's posting. Read the full original.
Listed by Samsung Semiconductor on their greenhouse job board, last confirmed open on 2026-09-17. PitchMeAI is not the employer.
More roles at Samsung Semiconductor
- Senior Physical Design EngineerSan Jose, California, United States
- Senior RTL Engineer, Memory Centric ComputingSan Jose, California, United States
- Manager, Learning & Development - Business EnablementSan Jose, California, United States
- Senior RTL Engineer, IO Die and Interconnect IPSan Jose, California, United States
- Executive Assistant & R&D Operations CoordinatorSan Jose, California, United States
- Staff Engineer, PCIe PHY/Link AnalysisSan Jose, California, United States
- Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPUSan Jose, California, United States
- Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPUSan Jose, California, United States