Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Samsung Semiconductor · San Jose, California, United States
Posted 21 days ago
or apply directly on Samsung Semiconductor's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 21 days Samsung Semiconductor's roles stay open a median of 44 days
- Reposted
- No
- Salary listed
- No 0% of Samsung Semiconductor's roles list one
- Ghost-job risk at Samsung Semiconductor
- high 34 stale, 1 reposted of 69 open
- Hiring momentum
- 93 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-09-17
Measured from postings appearing on and disappearing from Samsung Semiconductor's own greenhouse board since 2026-08-03. Full hiring picture for Samsung Semiconductor.
About this role
The Principal Engineer for Architecture & Performance Research will focus on next-generation CPU microarchitecture and performance, particularly for data center and agentic AI workloads. Responsibilities include defining architectural vision, conducting performance analysis, and collaborating with design teams to translate architecture into implementable designs. The role also involves mentoring engineers and driving research that leads to patents and publications.
- benefits
- 5/5
- freshness
- 4/5
- career value
- 5/5
- role clarity
- 5/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Samsung Semiconductor as an employer.
What you need
- Master’s degree in Computer Engineering, Computer Science, or a related field with 18+ years of relevant experience, or PhD with 15+ years of relevant experience
- 8+ years of experience in CPU microarchitecture, architecture research, or performance engineering
- Extensive experience designing and evaluating high-performance CPU architectures, including RISC-V, ARM, or x86 cores
- Proven ability to use quantitative performance analysis and modeling to identify architectural opportunities
- Deep expertise in at least one major microarchitectural domain
- Hands-on experience building, extending, and applying architectural simulators and performance models
Nice to have
- Experience defining or influencing CPU architecture for emerging workloads, particularly AI/ML, agentic AI, or data center applications
- Experience with AI-driven architecture and design methodologies
- Strong perspective on memory-centric architectures and CPU-memory co-design
- Experience driving system-level PPA trade-offs
- Experience taking architectural concepts through RTL implementation, tape-out, and silicon validation
What you get
- 4+ weeks of paid time off a year
- Medical/Dental/Vision/401k
- Charitable giving match
- Stipend for fertility care or adoption
- Medical travel support
- Virtual vet care
Worth weighing
- Daily onsite presence required in San Jose
- No specific mention of team size or structure
- Role involves significant technical ownership and influence over architectural direction
Summarised from Samsung Semiconductor's posting. Read the full original.
Listed by Samsung Semiconductor on their greenhouse job board, last confirmed open on 2026-09-17. PitchMeAI is not the employer.
More roles at Samsung Semiconductor
- Senior Emulation EngineerSan Jose, California, United States
- Senior Physical Design EngineerSan Jose, California, United States
- Senior RTL Engineer, Memory Centric ComputingSan Jose, California, United States
- Manager, Learning & Development - Business EnablementSan Jose, California, United States
- Senior RTL Engineer, IO Die and Interconnect IPSan Jose, California, United States
- Executive Assistant & R&D Operations CoordinatorSan Jose, California, United States
- Staff Engineer, PCIe PHY/Link AnalysisSan Jose, California, United States
- Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPUSan Jose, California, United States