Senior ASIC Design Engineer – Processor Subsystem
Espace · Saratoga, CA
Posted about 3 months ago · $150,000 - $220,000
or apply directly on Espace's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 86 days Espace's roles stay open a median of 86 days
- Reposted
- No
- Salary listed
- Yes 31% of Espace's roles list one
- Ghost-job risk at Espace
- high 132 stale, 0 reposted of 136 open
- Hiring momentum
- 158 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-29
Measured from postings appearing on and disappearing from Espace's own lever board since 2026-08-04. Full hiring picture for Espace.
About this role
The Senior ASIC Design Engineer will focus on the configuration, integration, and verification planning of Arm processor IP and related components for satellite IoT connectivity ASICs. This role requires a strong understanding of processor subsystem architecture and involves both RTL design and functional verification, demanding ownership of complex technical challenges in a fast-paced environment.
- benefits
- 4/5
- freshness
- 1/5
- career value
- 4/5
- role clarity
- 4/5
- pay transparency
- 5/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Espace as an employer.
What you need
- Strong grasp of processor subsystem architecture
- Hands-on experience with Arm processor IP
- Experience in RTL design and functional verification
- Experience in LEO satellite component development
What you get
- Dynamic work environment
- Opportunities for professional growth and development
- Health and wellness care options
- Financial solutions for the future
- Optional legal services (US only)
- Paid holidays
Worth weighing
- No mention of remote work options
- Extra hours, including nights and weekends, may be required
- Employment sponsorship not available for candidates without work authorization
Summarised from Espace's posting. Read the full original.
Listed by Espace on their lever job board, last confirmed open on 2026-10-29. PitchMeAI is not the employer.
More roles at Espace
- Government Contracts AttorneyArlington, TX
- ASIC Verification EngineerSaratoga, CA
- Senior DV EngineerSaratoga, CA
- PCB Design Engineer – Altium / Schematic & LayoutSaratoga, CA
- Chief Systems Engineer (CSE)Saratoga, CA
- System Electrical EngineerSaratoga, CA
- Head of Export & International Trade ComplianceArlington, TX
- Senior Project Manager, Bus SystemsSanta Clara, CA