Virtu Financial

Hardware Engineer (FPGA)

Virtu Financial · Dublin, Ireland

Posted 12 days ago

or apply directly on Virtu Financial's site. We never take the application ourselves.

Is this posting real?

This role has been open
12 days
Virtu Financial's roles stay open a median of 45 days
Reposted
No
Salary listed
No
22% of Virtu Financial's roles list one
Ghost-job risk at Virtu Financial
high
40 stale, 0 reposted of 51 open
Hiring momentum
59 roles opened in the last 90 days
↑ up vs. the prior 90 days
Last confirmed on the employer's board
2026-09-17

Measured from postings appearing on and disappearing from Virtu Financial's own greenhouse board since 2026-08-03. Full hiring picture for Virtu Financial.

About this role

As an FPGA/ASIC Engineer at Virtu, you will design and develop RTL for low-latency trading applications, managing the entire process from specification to production deployment. You will also improve the team's build, simulation, and verification infrastructure and coordinate hardware deployments in live environments, working with a small, international team on challenging problems.

Our read on this posting3.2out of 5
benefits
4/5
freshness
4/5
career value
4/5
role clarity
4/5
pay transparency
0/5

Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Virtu Financial as an employer.

What you need

  • Bachelor's degree or higher in Electrical Engineering, Computer Engineering, or a related field
  • 2+ years of professional FPGA or ASIC experience (an advanced degree may substitute)
  • Strong RTL design and verification skills (SystemVerilog/VHDL, cocotb)
  • Familiarity with FPGA/IC design flows and vendor toolchains (Xilinx/AMD, Synopsys, Cadence)
  • Working knowledge of high-speed interfaces (Ethernet/MAC/PHY, PCIe, AXI)

Nice to have

  • Programming in Python, C++, or similar
  • Back-end physical design experience
  • Understanding of network protocols and packet processing (TCP/UDP, IP multicast, and hardware protocol offloading)

What you get

  • 26 days annual leave, plus additional leave for community service, marriage/civil partnerships, and moving house
  • Paid maternity leave and enhanced paternity leave
  • Private health, dental, and optical cover, GP access, and a dedicated wellness programme
  • Life assurance, income protection, and a competitive pension scheme
  • Gym subsidy/fitness reimbursement and Cycle to Work scheme
  • Commuter benefit plan

Worth weighing

  • No finance background is necessary or expected, which may appeal to candidates from various fields.
  • The role involves working on low-latency trading infrastructure, which may require a fast-paced work environment.
  • The initial application process includes an online assessment via HackerRank, which may require preparation.

Summarised from Virtu Financial's posting. Read the full original.

Listed by Virtu Financial on their greenhouse job board, last confirmed open on 2026-09-17. PitchMeAI is not the employer.

More roles at Virtu Financial

All 51 open roles at Virtu Financial

Apply to a Hardware Engineer (FPGA) position at Virtu Financial - Jobs near me at Dublin, Ireland