Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Samsung Semiconductor · San Jose, California, United States
Posted 21 days ago
or apply directly on Samsung Semiconductor's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 21 days Samsung Semiconductor's roles stay open a median of 44 days
- Reposted
- No
- Salary listed
- No 0% of Samsung Semiconductor's roles list one
- Ghost-job risk at Samsung Semiconductor
- high 34 stale, 1 reposted of 69 open
- Hiring momentum
- 93 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-09-17
Measured from postings appearing on and disappearing from Samsung Semiconductor's own greenhouse board since 2026-08-03. Full hiring picture for Samsung Semiconductor.
About this role
As a Senior Engineer in the Architecture Research Lab, you will focus on researching and developing next-generation CPU microarchitecture and performance for data center and agentic AI workloads. Your responsibilities include analyzing emerging workloads, creating performance models, and collaborating with design teams to implement and validate new microarchitectural concepts. You will also engage in architectural simulations, identify optimization opportunities, and contribute to patents and technical publications based on your research.
- benefits
- 5/5
- freshness
- 4/5
- career value
- 5/5
- role clarity
- 5/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Samsung Semiconductor as an employer.
What you need
- Master’s degree in Computer Architecture, Computer Engineering, or a related field
- 3+ years of experience or PhD in Computer Architecture, Computer Engineering, or a related field
- 1+ years of experience in CPU microarchitecture or performance engineering
- Strong understanding of out-of-order execution, branch prediction, pipelines, speculation, and cache/memory systems
- Hands-on experience with architectural simulators such as gem5
- Proficiency in C/C++ and Python
Nice to have
- Experience with RISC-V, ARM, or x86 CPU cores, or with GPU/NPU vector unit design
- Experience with or interest in AI-driven or agentic design workflows
- Understanding of execution patterns and characteristics of agentic AI workloads
- Domain-specific experience in the front-end, mid-end, or back-end areas
- Experience with PPA trade-off analysis
What you get
- Medical/Dental/Vision/401k
- 4+ weeks of paid time off a year
- Charitable giving match
- Stipend for fertility care or adoption
- Medical travel support
- Virtual vet care for pets
Worth weighing
- Daily onsite presence required in San Jose office
- Role involves significant ownership and responsibility
- Focus on AI-driven methodologies may require adaptability to new approaches
Summarised from Samsung Semiconductor's posting. Read the full original.
Listed by Samsung Semiconductor on their greenhouse job board, last confirmed open on 2026-09-17. PitchMeAI is not the employer.
More roles at Samsung Semiconductor
- Senior Emulation EngineerSan Jose, California, United States
- Senior Physical Design EngineerSan Jose, California, United States
- Senior RTL Engineer, Memory Centric ComputingSan Jose, California, United States
- Manager, Learning & Development - Business EnablementSan Jose, California, United States
- Senior RTL Engineer, IO Die and Interconnect IPSan Jose, California, United States
- Executive Assistant & R&D Operations CoordinatorSan Jose, California, United States
- Staff Engineer, PCIe PHY/Link AnalysisSan Jose, California, United States
- Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPUSan Jose, California, United States