Director, Design Verification
Samsung Semiconductor · San Jose, California, United States
Posted about 3 months ago
or apply directly on Samsung Semiconductor's site. We never take the application ourselves.
Is this posting real?
- This role has been open
- 81 days Samsung Semiconductor's roles stay open a median of 80 days
- Reposted
- No
- Salary listed
- No 0% of Samsung Semiconductor's roles list one
- Ghost-job risk at Samsung Semiconductor
- high 66 stale, 1 reposted of 69 open
- Hiring momentum
- 93 roles opened in the last 90 days ↑ up vs. the prior 90 days
- Last confirmed on the employer's board
- 2026-10-23
Measured from postings appearing on and disappearing from Samsung Semiconductor's own greenhouse board since 2026-08-03. Full hiring picture for Samsung Semiconductor.
About this role
As the Director of Design Verification at Samsung's DRAM Design Lab, you will lead a team responsible for the end-to-end verification of System on Chips (SoCs). Your role involves defining verification strategies, managing project resources, and collaborating with various teams to ensure successful verification signoffs and support post-silicon debugging.
- benefits
- 4/5
- freshness
- 1/5
- career value
- 4/5
- role clarity
- 4/5
- pay transparency
- 0/5
Scored from the posting itself — how clearly the role is described, how much it says about pay and benefits, and how recently it was listed. Not a judgement of Samsung Semiconductor as an employer.
What you need
- BE (MS preferred) in Computer/Electrical Engineering or Computer Science
- 15+ years working experience in ASIC verification
- Proven leadership in verification team management
- Experience in multiple successful tape-outs
- Ability to manage complex project schedules, resource allocations and risk mitigations
- Expert level knowledge and experience in UVM, C++, and SystemVerilog
What you get
- Medical/Dental/Vision/401k
- Charitable giving match
- 4+ weeks of paid time off a year
- Caregiver support and medical travel support
- On-demand apps and free confidential therapy sessions
- Onsite Café and gym, plus virtual classes
Worth weighing
- Daily onsite presence required in San Jose, 5 days a week
- No specific mention of the technology stack used beyond UVM, C++, and SystemVerilog
- Base pay range provided but may vary by location and experience
Summarised from Samsung Semiconductor's posting. Read the full original.
Listed by Samsung Semiconductor on their greenhouse job board, last confirmed open on 2026-10-23. PitchMeAI is not the employer.
More roles at Samsung Semiconductor
- Manager, People Analytics & Workforce IntelligenceSan Jose, California, United States
- Senior Staff Engineer, Design VerificationSan Jose, California, United States
- Staff Engineer, Memory Systems ArchitectureSan Jose, California, United States
- Staff Engineer, High-Speed I/O Analog-Mixed CircuitSan Jose, California, United States
- Senior Manager, Memory SalesSan Jose, California, United States
- Senior Manager, Memory SalesWashington
- Director Federal Government RelationsWashington, District of Columbia, United States
- Director, Foundry Customer EngineeringSan Jose, California, United States